Regviz

Espressif Systems /ESP32-S2 /RMT /INT_RAW

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_RAW

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/RMT/INT_RAW#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH3_TX_END)CH3_TX_END 0 (CH1_RX_END)CH1_RX_END 0 (CH1_ERR)CH1_ERR 0 (CH3_TX_THR_EVENT)CH3_TX_THR_EVENT 0 (CH3_TX_LOOP)CH3_TX_LOOP

Description

Raw interrupt status

Fields

CH2_TX_END

The interrupt raw bit for CHANNEL2. Triggered when transmission done.
CH0_TX_END

The interrupt raw bit for CHANNEL0. Triggered when transmission done.
CH1_TX_END

The interrupt raw bit for CHANNEL1. Triggered when transmission done.
CH3_TX_END

The interrupt raw bit for CHANNEL3. Triggered when transmission done.
CH2_RX_END

The interrupt raw bit for CHANNEL2. Triggered when reception done.
CH3_RX_END

The interrupt raw bit for CHANNEL3. Triggered when reception done.
CH0_RX_END

The interrupt raw bit for CHANNEL0. Triggered when reception done.
CH1_RX_END

The interrupt raw bit for CHANNEL1. Triggered when reception done.
CH3_ERR

The interrupt raw bit for CHANNEL3. Triggered when error occurs.
CH2_ERR

The interrupt raw bit for CHANNEL2. Triggered when error occurs.
CH0_ERR

The interrupt raw bit for CHANNEL0. Triggered when error occurs.
CH1_ERR

The interrupt raw bit for CHANNEL1. Triggered when error occurs.
CH2_TX_THR_EVENT

The interrupt raw bit for CHANNEL2. Triggered when transmitter sent more data than configured value.
CH1_TX_THR_EVENT

The interrupt raw bit for CHANNEL1. Triggered when transmitter sent more data than configured value.
CH0_TX_THR_EVENT

The interrupt raw bit for CHANNEL0. Triggered when transmitter sent more data than configured value.
CH3_TX_THR_EVENT

The interrupt raw bit for CHANNEL3. Triggered when transmitter sent more data than configured value.
CH1_TX_LOOP

The interrupt raw bit for CHANNEL1. Triggered when the loop count reaches the configured threshold value.
CH0_TX_LOOP

The interrupt raw bit for CHANNEL0. Triggered when the loop count reaches the configured threshold value.
CH2_TX_LOOP

The interrupt raw bit for CHANNEL2. Triggered when the loop count reaches the configured threshold value.
CH3_TX_LOOP

The interrupt raw bit for CHANNEL3. Triggered when the loop count reaches the configured threshold value.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd